



EDSAC in Verilog

Bill Purvis, September 2017
EDSAC Replica Project

Initial Task: Reconstruct and Validate Logic

Starting point: Edsac Report - 1948

Mostly text, few diagrams

Comp/A1(z)

35






Fig. 7 MAIN CONTROL UNIT

Redraw using a home-grown Logic Editor - ELSIE




MAIN CONTROL UNIT




Next step: Simulation

ELSIE simulates EDSAC devices

Time step fixed at 80nSec,
25 time steps = 1 EDSAC clock pulse





Gate-level simulation, very slow!

Run very short test programs

Sufficient to establish confidence that the logic should work

Used as a basis for detailed circuit design


Suggestion that a Verilog implementation might be useful

Offer of Altera DE2 development board
(Simon Moore, Cambridge University)

Modify ELSIE to export suitable Verilog code


Hand code Verilog to simulate EDSAC elements and ancilliary modules for I/O and display.

Build board into case with switches etc.









RS232 link to PC/Raspberry Pi for virtual I/O devices:

Virtual Paper Tape Reader

Virtual Teleprinter

SVGA port for memory/register displays

Real tape reader added

Real teleprinter still pending



Reimplementing with Altera DE2-115 board

Bigger FPGA, Touch Screen

Work in progress, display, button, but no VIO yet

Mini-EDSAC

Initial version for IceStick

Reduce to 16-bit architecture (from 35-bit)

Simplify some orders

Switch to ASCII tape coding

Register-level coding, not gate-level

Parallel not serial!

Migrate to BlackIce board

Needed external UART for RS232

Project proposal 1:

Extend order set to implement B-register extension

One additional register

Three additional orders

Project proposal 2:

Extend to full EDSAC simulation:

Two orders (17-bit) per word (35-bit)

Original order set

Serial arithmetic??



Links:

<http://www.billp.org/EDSAC>

<http://www.billp.org/FPGA>